-OutputType4=ProtelNetlist\r
-OutputName4=Protel\r
-OutputDocumentPath4=\r
-OutputVariantName4=\r
-OutputDefault4=0\r
-OutputType5=SIMetrixNetlist\r
-OutputName5=SIMetrix\r
-OutputDocumentPath5=\r
-OutputVariantName5=\r
-OutputDefault5=0\r
-OutputType6=SIMPLISNetlist\r
-OutputName6=SIMPLIS\r
-OutputDocumentPath6=\r
-OutputVariantName6=\r
-OutputDefault6=0\r
-OutputType7=Verilog\r
-OutputName7=Verilog File\r
-OutputDocumentPath7=\r
-OutputVariantName7=\r
-OutputDefault7=0\r
-OutputType8=VHDL\r
-OutputName8=VHDL File\r
-OutputDocumentPath8=\r
-OutputVariantName8=\r
-OutputDefault8=0\r
-OutputType9=XSpiceNetlist\r
-OutputName9=XSpice Netlist\r
-OutputDocumentPath9=\r
-OutputVariantName9=\r
-OutputDefault9=0\r
-OutputType10=CadnetixNetlist\r
-OutputName10=Cadnetix Netlist\r
-OutputDocumentPath10=\r
-OutputVariantName10=\r
-OutputDefault10=0\r
-OutputType11=CalayNetlist\r
-OutputName11=Calay Netlist\r
-OutputDocumentPath11=\r
-OutputVariantName11=\r
-OutputDefault11=0\r
-OutputType12=EESofNetlist\r
-OutputName12=EESof Netlist\r
-OutputDocumentPath12=\r
-OutputVariantName12=\r
-OutputDefault12=0\r
-OutputType13=IntergraphNetlist\r
-OutputName13=Intergraph Netlist\r
-OutputDocumentPath13=\r
-OutputVariantName13=\r
-OutputDefault13=0\r
-OutputType14=MentorBoardStationNetlist\r
-OutputName14=Mentor BoardStation Netlist\r
-OutputDocumentPath14=\r
-OutputVariantName14=\r
-OutputDefault14=0\r
-OutputType15=OrCadPCB2Netlist\r
-OutputName15=Orcad/PCB2 Netlist\r
-OutputDocumentPath15=\r
-OutputVariantName15=\r
-OutputDefault15=0\r
-OutputType16=PADSNetlist\r
-OutputName16=PADS ASCII Netlist\r
-OutputDocumentPath16=\r
-OutputVariantName16=\r
-OutputDefault16=0\r
-OutputType17=PCADNetlist\r
-OutputName17=PCAD Netlist\r
-OutputDocumentPath17=\r
-OutputVariantName17=\r
-OutputDefault17=0\r
-OutputType18=PCADnltNetlist\r
-OutputName18=PCADnlt Netlist\r
-OutputDocumentPath18=\r
-OutputVariantName18=\r
-OutputDefault18=0\r
-OutputType19=Protel2Netlist\r
-OutputName19=Protel2 Netlist\r
-OutputDocumentPath19=\r
-OutputVariantName19=\r
-OutputDefault19=0\r
-OutputType20=RacalNetlist\r
-OutputName20=Racal Netlist\r
-OutputDocumentPath20=\r
-OutputVariantName20=\r
-OutputDefault20=0\r
-OutputType21=RINFNetlist\r
-OutputName21=RINF Netlist\r
-OutputDocumentPath21=\r
-OutputVariantName21=\r
-OutputDefault21=0\r
-OutputType22=SciCardsNetlist\r
-OutputName22=SciCards Netlist\r
-OutputDocumentPath22=\r
-OutputVariantName22=\r
-OutputDefault22=0\r
-OutputType23=TangoNetlist\r
-OutputName23=Tango Netlist\r
-OutputDocumentPath23=\r
-OutputVariantName23=\r
-OutputDefault23=0\r
-OutputType24=TelesisNetlist\r
-OutputName24=Telesis Netlist\r
-OutputDocumentPath24=\r
-OutputVariantName24=\r
-OutputDefault24=0\r
-OutputType25=WireListNetlist\r
-OutputName25=WireList Netlist\r
-OutputDocumentPath25=\r
-OutputVariantName25=\r
-OutputDefault25=0\r